how to design 1 bit delay ?
I want to design D flip flop as like as in journal paper…but i dont know how to implement 1 bit delay …….also i have another one doubt…in this design they are using two input plane…but at a time one input plane will be enabled…2nd i/p plane was assumed as feedback of previous output…i dnt know how its working???…can anyone explain me…i,’m eagerly waiting for your valuable points..
Attachments:
Responses (2):
-
I want to design D flip flop as like as in journal paper…but i dont know how to implement 1 bit delay …….also i have another one doubt…in this design they are using two input plane…but at a time one input plane will be enabled…2nd i/p plane was assumed as feedback of previous output…i dnt know how its working???…can anyone explain me…i,’m eagerly waiting for your valuable points..
Attachments:
-
simulation diagram for D FF
Attachments:
-
can anyone clarify my doubt plz…
Login You must be logged in to reply to this topic.