Home › Forums › FDTD › setting up simulation parameters in FDTD › Reply To: setting up simulation parameters in FDTD
June 17, 2014 at 10:11 am
#12054
Hi there,
it seems that for a layout which is working fine, changing xy wafer dimestions changes the results a lot, keeping same mesh size and even increasing the timesteps doesn’t produce the same restuls as original layout. how to compensate the wafer size effects?
thanks.
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)