Home Forums BPM how to design 1 bit delay ?

Viewing 2 reply threads
  • Author
    Posts
    • #28140
      Saran Bala
      Participant

      I want to design D flip flop as like as in journal paper…but i dont know how to implement 1 bit delay …….also i have another one doubt…in this design they are using two input plane…but at a time one input plane will be enabled…2nd i/p plane was assumed as feedback of previous output…i dnt know how its working???…can anyone explain me…i,’m eagerly waiting for your valuable points..

    • #28142
      Saran Bala
      Participant

      simulation diagram for D FF

    • #28359
      Saran Bala
      Participant

      can anyone clarify my doubt plz…

Viewing 2 reply threads
  • You must be logged in to reply to this topic.