Home › Forums › FDTD › Unreasonable output while setting a large number timesteps. › Reply To: Unreasonable output while setting a large number timesteps.
The results you are showing are the results of a divergent FDTD simulation. Typical reasons for this is mesh that is too large or a material defined such that it has gain.
1. I know you say you are using less than lambda/10 but that statement is based on your central wavelength. How broadband are we talking? What is your smallest wavelength?
2. What materials are you using in your structure? If you defined a dielectric with real and imaginary components what is the sign of your imaginary component? In OptiFDTD materials are defined as ~n = n – jk. Positive k is loss so the imaginary component must be negative for loss.
Scott
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)