Home › Forums › SYSTEM › how to separate even and odd bit. › Reply To: how to separate even and odd bit.
October 5, 2015 at 1:11 pm
#25848
I see, thanks for the explanatory picture. This is expected operation of the component because since the computer program can not represent an infinite time window any data that is delayed passed the largest time is simply looped back to the front. You will see this also happens in long fiber simulations with lots of dispersion.
A simple solution would be to increase the layout parameter sequence length to a larger value. Then in the bit sequence generator changed the leading and trailing zeros to a large enough value that the bits sequence can be delayed without reaching the end of the time window.
Regards
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)