Home › Forums › SYSTEM › Design error › Reply To: Design error
August 29, 2015 at 11:06 pm
#24197
Dear Alitsu,
I have a 64 bit version and it is compatible with software. If I reduce the number of samples per bit, the RF spectrum shifts from its center position. Refer reply number 23354.
So in this case I have to keep my samples per bit equal to 4. This takes a lot of time to execute and finally the software goes in to not responding state. Tell me if you have some other option.
I will try to reduce the size of my block diagram and will try to calculate BER. Hope this works…
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)