Home › Forums › FDTD › Unreasonable output while setting a large number timesteps. › Reply To: Unreasonable output while setting a large number timesteps.
March 7, 2018 at 10:09 am
#47998
From what you have posted everything seems fine. What version of the software are you using?
Would it be possible for you to upload a copy of your design file so that I can take a look? I would suggest zipping the fdt file as the website sometimes has issues with that file extension.
Scott
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)