Over Optimistic Results - Optiwave

Free Evaluation

This topic has 4 replies, 2 voices, and was last updated 8 years, 9 months ago by Jamal.

Viewing 4 reply threads

Author

Posts
- March 24, 2016 at 2:28 am #33651
  
  Jamal
  Participant
  
  Hi all,
  I am testing a 10 bit ADC of 16GHz sampling rate.
  The ideal SNR for ADC = 6.02(N) + 1.76 and for 10 bits it would give 61.96dB.
  Due to fft, processing gain pushes down the noise floor by 10log(M/2) where M is the number of samples, and for 4096 samples, processing gain is 33.1.
  So following the image attached, the noise floor must be SNR + Processing gain = 61.98+33.1 = 95 db but through simulations, it is not so. The noise floor comes around 102db as shown in the image.
  Can anyone explain why is this so ?
- March 24, 2016 at 2:29 am #33653
  
  Jamal
  Participant
  
  Simulated Result
- March 24, 2016 at 7:53 am #33686
  
  Jamal
  Participant
  
  PFA
- March 25, 2016 at 1:18 am #33772
  
  Ranjeet Kumar
  Participant
  
  Hi Jamal,
  Could you please upload the osd file of the design.
  Then i will try to sort out the problem if i could.
  i am unable to understand properly the issues related to your designs.
  As you have 16GHz sampling rate, but at the same time you have taken M is the number of samples, and for 4096 samples for calculation of :
  Due to fft, processing gain pushes down the noise floor by 10log(M/2) where M is the number of samples, and for 4096 samples, processing gain is 33.1.
  Seeking for your response.
- March 28, 2016 at 3:12 am #33997
  
  Jamal
  Participant
  
  Hi Ranjeet and Rather
  
  Please find the attached osd and .m files
Author

Posts

Viewing 4 reply threads

You must be logged in to reply to this topic.