Home › Forums › SYSTEM › Design error › Reply To: Design error
July 14, 2015 at 12:53 pm
#22423
Thanks for bringing this to our attention! This file does indeed not work as intended. Luckily the fix is quite simple, just change the Layout parameter Symbol rate to Bit rate/3 or 10.125 MHz. It seems the example files used the default setting of 2.5 Gbps, which is incorrect for this DPSK system. I’ll go through the samples and make sure we fix the ones that need fixing.
Categories
- All
-
Knowledge
Contains a detailed Q&A knowledge base. -
General
All non-technical questions. -
System
Optical system design and analysis. -
Instrument
Communicate and control different kinds of instruments. -
SPICE
Opto-electronic circuit design. -
FDTD
Finite-Difference Time-Domain simulation. -
BPM
Beam Propagation Method analysis and design. -
Grating
Fiber optic grating simulation. -
Fiber
Optical fiber design and characterization. -
Exchange
Users can exchange design files.
(Matlab, C++, etc.)